180 nm NMOS voltage-controlled oscillator for phase-locked loop applications

نویسندگان

چکیده

<p>The voltage-controlled oscillator (VCO) is the primary device in phase-locked loop (PLL) to produce local frequency. The excessive phase noise of VCOs cause PLL performance loss. This paper proposes design and optimization low power consumption for a 180 nm N-channel metal-oxide semiconductor NMOS VCO applications with P-channel PMOS varactors spiral inductors. At 2 V supply voltage, optimized has 21 mW, -130 dBc/Hz at 1 MHz offset total harmonic distortion (THD) 3.9%. proposed verified by PSpice simulations. A new criterion optimizing LC oscillators.</p>

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analysis of phase Locked Loop using Ring Voltage Controlled Oscillator

There is several application of phase locked loop in the field of communication. It depends on the mixed signal operation. It is capable of fast locking capability. present work based on redesign of the PLL system using 90nm technology process at frequency 1 GHz and the lock time is 179.5 ns and transient analysis of the PLL is simulate between 1ns to 1000ns.it consumes the 179.5 mW power at 1....

متن کامل

Performance Analysis and Implementation of CMOS Current Starved Voltage Controlled Oscillator for Phase Locked Loop

The work is based on Current Starved Voltage controlled oscillator (CSVCO) for a Phase Locked Loop (PLL) in 180 nm process. Phase locked loop’s were used in most of the application for clock generation and recovery as well. As the technology grows faster in the existing generation, there has to be quick development with the technique. In most of the application PLL’s were used for clock and dat...

متن کامل

Dual Phase Detector Based Delay Locked Loop for High Speed Applications

In this paper a new architecture for delay locked loops will be presented.  One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...

متن کامل

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

A Low Phase Noise Ring Oscillator Phase-Locked Loop for Wireless Applications

This thesis describes the circuit level design of a 900MHz EA ring oscillator based phase-locked loop using 0.35um technology. Multiple phase noise theories are considered giving insight into low phase-noise voltage controlled oscillator design. The circuit utilizes a fully symmetric differential voltage controlled oscillator with cascode current starved inverters to reduces current noise. A co...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Informatics and Communication Technology

سال: 2023

ISSN: ['2722-2616', '2252-8776']

DOI: https://doi.org/10.11591/ijict.v12i3.pp236-241